Imec proposes double-row CFET for the A7 technology node

Imec has demonstrated significant logic and SRAM cell area reduction when adopting a CFET-based standard cell architecture containing two rows of CFETs with ... Lees verder

Bron:

Bits&Chips: Tools&Toys